S 104




FIGURE 2 (PRIOR ART)




FIGURE 3

126




FIGURE 4




FIGURE 5




FIGURE 6




FIGURE 7






FIGURE 8




FIGURE 9




FIGURE 10A




FIGURE 10B

. . .

..

. . . .

. . . -

ala Lag

. .

a viscent attention .

...

...




FIGURE 11 A






FIGURE 11B

- ------

-

. .

1002 - Denerate differential data signals from differential transmission line signals and transmitter signals using separate differential amplifiers for positive and negative folanty signals Control common mode rejection of differential amplifiers using bias signa 1006 - Suppress effects of input noise with asymmetric output amplifier transfer characteristic Deverate output logic signals 1010 - Control symmetry in switching transients of output logic signals 1012 - Provide output logic signals to receiver FIGURE 12